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An architecture for back-illuminated
complementary metal oxide/semicon-
ductor (CMOS) and charge-coupled-de-
vice (CCD) ultraviolet/visible/near in-
frared-light image sensors, and a method
of fabrication to implement the architec-
ture, are undergoing development. The
architecture and method are expected to
enable realization of the full potential of
back-illuminated CMOS/CCD imagers
to perform with high efficiency, high sen-
sitivity, excellent angular response, and
in-pixel signal processing. The architec-
ture and method are compatible with
next-generation CMOS dielectric-form-
ing and metallization techniques, and
the process flow of the method is com-
patible with process flows typical of the
manufacture of very-large-scale inte-
grated (VLSI) circuits.
The architecture and method over-
come all obstacles that have hitherto
prevented high-yield, low-cost fabrica-
tion of back-illuminated CMOS/CCD
imagers by use of standard VLSI fabrica-
tion tools and techniques. It is not possi-
ble to discuss the obstacles in detail
within the space available for this article.
Briefly, the obstacles are posed by the
problems of generating light-absorbing
layers having desired uniform and accu-
rate thicknesses, passivation of surfaces,
forming structures for efficient collec-
tion of charge carriers, and wafer-scale
thinning (in contradistinction to die-
scale thinning).
A basic element of the present archi-
tecture and method — the element that,
more than any other, makes it possible
to overcome the obstacles — is the use
of an alternative starting material: In-
stead of starting with a conventional
bulk-CMOS wafer that consists of a p-
doped epitaxial silicon layer grown on a
heavily-p-doped silicon substrate, one
starts with a special silicon-on-insulator
(SOI) wafer that consists of a thermal
oxide buried between a lightly p- or n-
doped, thick silicon layer and a device
silicon layer of appropriate thickness
and doping. The thick silicon layer is
used as a handle: that is, as a mechanical
support for the device silicon layer dur-
ing micro-fabrication.
Although one starts with an SOI wafer,
one uses a conventional bulk-CMOS
process to fabricate the CMOS imager.
The process includes implantation, oxida-
tion, deposition of inter-layer dielectrics
[ILDs (dielectric layers interspersed
among metal and semiconductor struc-
tures)], and deposition and patterning of
metals. Any bulk-CMOS process can be
used, but it is more appropriate to use a
bulk-CMOS process that has been opti-
mized for fabrication of imagers. The
bulk-CMOS process yields the structure
depicted at stage 2 in the figure.
In order to prepare for back-side illumi-
nation, the CMOS structure is bonded to a
glass wafer for mechanical support, as
shown at stage 3. The silicon handle is
then removed through a combination of
wet and/or reactive-ion etching, yielding
the structure shown at stage 4. The buried
SiO2 layer serves as a built-in etch stop,
making it possible to form a uniformly pla-
nar back surface. In addition, the resultant
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frequencies of FL and FM; a target beam
launcher that illuminates the targets
with the target beam; optics and a multi-
pixel photodetector; a local beam
launcher that launches the local beam
towards the multi-pixel photodetector; a
mirror for projecting to the optics a por-
tion of the target beam reflected from
the targets, the optics being configured
to focus the portion of the target beam
at the multi-pixel photodetector; and a
signal-processing unit connected to the
photodetector.
The portion of the target beam re-
flected from the targets produces spots on
the multi-pixel photodetector correspon-
ding to the targets, respectively, and the
signal-processing unit centroids the spots
to determine bearings of the targets, re-
spectively. As the spots oscillate in intensity
because they are mixed with the local laser
beam that is flood illuminating the focal
plane, the phase of oscillation of each spot
is measured, the phase of sidebands in the
oscillation of each spot being proportional
to a distance to the corresponding target
relative to the reference target A.
This work was done by Serge Dubovitsky,
Carl Christian Liebe, Robert Peters, and
Oliver Lay of Caltech for NASA’s Jet Propul-
sion Laboratory. Further information is con-
tained in a TSP (see page 1).
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structure is self-passivated, since the device
silicon layer is not exposed during etching
and is protected by a high quality ther-
mally grown oxide layer. Termination of
silicon by the high quality buried oxide
provides a Si-SiO2 interface with very low
interface state-density. Therefore, no addi-
tional processing is necessary, a processing
step that would not only be difficult but
would also be incompatible with standard
VLSI processing. Inasmuch as there exists
a high-selectivity etch-stop and the post-
etching passivation is automatic, the
process represented by the figure is fully
CMOS-compatible and can be carried out
at the wafer level.
Furthermore, because the device sili-
con is separated from the handle
through the buried oxide, no uninten-
tional doping of the device silicon occurs
during CMOS fabrication. Thus, it be-
comes possible to start with an SOI wafer
with an appropriate doping of the device
silicon layer to optimize imaging per-
formance (e.g. high quantum efficiency,
high modulation transfer function, low
cross-talk, and low dark current). 
The final step in the process is anti-re-
flection coating to increase optical cou-
pling. Since the resultant structure is
fully planar and includes only a single
SiO2 layer, one has freedom to deposit
anti-reflection layer in ways that would
not be possible if light were required to
travel through multilayer, nonuniform
ILD as in the front-illumination case. 
This work was done by Bedabrata Pain of
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